We present a new approach to the power modeling of functional modules, referred to as the backward propagated capacitance model, for estimating the power consumption of VLSI systems that are described at the register transfer level (RTL). To construct the proposed model, we investigate the effect of the module's internal capacitance on power consumption at the gate level. Then, we store the effect in a library in terms of the equivalent input capacitance of the module. The equivalent input capacitance is used to compute the module's power without the lower level elaboration during the power analysis of the RTL system. In the experiment using benchmark functional modules, the proposed model showed the absolute modeling error of 1.39% on average. For the benchmark RTL systems, the proposed model exhibited the absolute error of 3.04% in power estimation on average. If signal characteristics deviate from the modeling condition, the modeling error may increase. Experimental results show that the modeling accuracy can be improved greatly by using a simple compensation method.
INTRODUCTION
Today's VLSI system consumes a large amount of electrical power, as exemplified by the recent highperformance microprocessors that consume tens of watts [1] [2] [3] . As the system speed becomes faster and the system function gets more complex, power consumption tends to become larger. Thus, low power became one of the important design issues for current VLSI systems [4] . Power minimization is stressed at all levels of design hierarchy, and we need to minimize power consumption whenever possible [5] [6] [7] [8] [9] . However, as the system architecture can be easily explored, a design can be optimized more effectively at high levels such as the register transfer level (RTL). Thus, it is very meaningful to develop accurate and efficient RTL power estimation techniques that can be used early in the design process.
For power estimation, RTL systems are divided into combinational and control logic circuits. The proposed approach is applicable for a variety of combinational logic circuits. In case of combinational logic circuits, the major effort has been put to develop accurate and efficient techniques to estimate the power consumption of functional modules for various input signal characteristics [10] . Among them, early techniques are based on the concept of the gate equivalent, which is an average number of reference gates required to implement a specific functional module [11, 12] .
The power consumption of the functional module is estimated to be the product of the gate equivalent and the average power consumption of the reference gate. This approach is very efficient. However, Glaser et al., use the data of the single reference gate and do not take account of the module types [11] . In addition, they use fixed activity factors for input signals, independent of their patterns. Thus, the method suffers from large analysis error. In an improved method [12] , Svensson et [13] ; i.e., they analyze the functional modules through simulation, and store the information on power consumption in a library. Then, they refer to the library when analyzing RTL systems designed using the functional modules. Among them, the power factor approximation method [14] uses the input signal of the uniform white noise (UWN) for simulation.
Thus, it exhibits the estimation error of up to 80% in comparison with gate level estimation results [15] . In the DBT power model [16, 17] (3) where Pi and Si are the signal probability and the switching activity at input node i. Substituting (3) Thus, the power characterization becomes n dimensional. The compensation for the cases that do not satisfy (3) will be described in Section 2.5.
Although the above method reduces the modeling dimension from 2n to n, (4) is still too complex for practical use. Therefore, when extracting A C, we set Pj 0.5, j i, to reduce the modeling complexity further. Then, A C is represented in the following one-dimensional form:
ACi f (Pi), i=l,...,n and Pj 0.5, j (5) From (5), we use the following input vectors for the simulation to obtain the information for modeling; for input i, we use the input vectors with various signal probabilities between 0 and 1, and for other inputs, we apply the input vectors with the signal probability of 0.5.
Backward Propagation of the Capacitance
The basic operation to obtain the equivalent input capacitance of the functional module from internal capacitance is the backward propagation of the capacitance, which converts the output capacitance of a gate to its equivalent input capacitance. This is illustrated in Figure 2 , where both circuits show the same gate, but before and after propagating C3 backward. Notice that, after the backward propagation, the capacitance C3 was removed. Instead, the equivalent capacitance was added at the gate input, shown as C1 and C2. 
Assume that there are no glitches in the input, the input transition probability is evenly distributed in time, and the gate has the zero delay. Then, for the 2-input AND gate, the following relationship holds: S3 S1 )< P2 -1-$2 P1 (7) where Pi is the signal probability at node i. Thus, the switched-capacitance is given as follows:
SWC(a) (S1 P2 C3) -+-($2 el C3) (8) On the other hand, the total switched-capacitance of the circuit of Figure 2 (b) is given as follows:
Thus, the comparison of (8) and (9) leads to the following equivalent input capacitance:
The above equations show that the equivalent input capacitance depends on the input signal probabilities. In addition, the relationship of the signal characteristics, shown in (7), becomes more complex as the gate has more input nodes, and it is affected by the gate functionality. As this complicates the backward propagation of the capacitance, we approximate that all input signal probabilities are same to improve practicality.
Then, from (10a) and (10b), we obtain C1 C2. Let M= C1 C2. The total switched-capacitance of the circuit of Figure 2 (b) is given as follows:
From (6) and (11) (14) In (14), j is the fan-in nodes of i, and the level of all input nodes of the module is defined as 1.
After obtaining the equivalent capacitance values at each input node for various signal probabilities, we store them in a library in the form of the following polynomial after regression [23] :
Ci an Pn + an-lP n-1 + + alP + ao (15) where P is the signal probability at the input node and aj is the polynomial coefficient. In (15) , n is determined considering the accuracy and efficiency required. An example is shown in Figure 3 , where the thick line with lozenges is the equivalent input capacitance at "carry in" of a 1-bit full adder. In this example, we obtained the equivalent input capacitance at "carry in" for the signal probability from 0 to 1 with the step of 0.1, and, then, we represented the capacitance using a second-order polynomial. This BPCM polynomial is stored in a library, and is used to retrieve the equivalent input capacitance at "carry in" of the 1-bit full adder, when analyzing the power consumption of the VLSI system. Si 2Pi(1 Pi) (16) where Pi and Si are the signal probability and switching activity at input node i. Let A Ci denote the equivalent input capacitance of the functional module, coming from the internal capacitance. Then, the power consumption by the internal capacitance at input is given as follows:
However, in general, the assumption of (16) 
where a is the slope of the power variation with the switching activity, and P Wg is the power consumed at input for the signal of the switching activity, S, given in (17) . Since different signal probabilities exhibit similar values of c, we use the value of c at the signal probability of 0.5 to compute P Wi (S) in (18) . After Switching Activity FIGURE 4 The effect of switching activity on power consumption.
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values of a for all input nodes of the functional module, we store them in a library along with the BPCM polynomials.
APPLICATION TO POWER ANALYSIS AND EXPERIMENTAL RESULTS
To analyze the power consumption of the RTL system, we first simulate the given system using the user-specified input vectors, and obtain the signal information at the input of all functional modules in the system. Next, using the signal information, we obtain the power consumption of each module in the system, by referring to the BPCM library. Then, the sum of the power consumption of all functional modules becomes the system's power consumption. This process is illustrated in Figure 5 .
We evaluated the accuracy of BPCM using 
The In Figure 8 , we show the modeling error of BPCM for various signal probabilities of the sign bit, while fixing the other signal probabilities at 0.5. From the figure, it modeling error of BPCM is less than 1.6% in the wide range of the signal probability.
In deriving BPCM, we assumed that the relationship of (3) holds between the signal probability and the switching activity of input signals. However, some input signals may not satisfy the relationship, and in this case, we compensate the power consumption for the switching activity using the formula of (18) . the compensation when only the sign bit does not satisfy the relationship of (3). In both cases, it is observed that the compensation of (18) 
